Mercurial > repos > public > sbplib

annotate operator_def/assemble_opTest.m @ 828:f82da6644f42 feature/operator_files

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Fixed bug in tests
author Ylva Rydin <ylva.rydin@telia.com>
date Mon, 10 Sep 2018 19:17:41 +0200
parents d1e5143d67ed
children e15a667ffde2
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
821
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
1
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
2 function tests = assemble_opTest()
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
3 tests = functiontests(localfunctions);
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
4 end
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
5
825
32c360bb480e Add test and fix typo
Ylva Rydin <ylva.rydin@telia.com>
parents: 821
diff changeset
6 function TestAssemble_op(testCase)
821
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
7 m = 10;
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
8 op = sbp.D2Standard(m,{0 1},4);
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
9 h = op.h;
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
10
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
11 boundary_block = op.D1(1:4,1:6)*h;
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
12 inner = op.D1(5,3:7)*h;
828
f82da6644f42 Fixed bug in tests
Ylva Rydin <ylva.rydin@telia.com>
parents: 827
diff changeset
13 D1_new = assemble_op(inner,boundary_block,m,-1)/h;
821
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
14
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
15 verifyEqual(testCase,D1_new,op.D1,'AbsTol',1e-10)
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
16
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
17 end
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
18
825
32c360bb480e Add test and fix typo
Ylva Rydin <ylva.rydin@telia.com>
parents: 821
diff changeset
19 function TestAssembleD1(testCase)
32c360bb480e Add test and fix typo
Ylva Rydin <ylva.rydin@telia.com>
parents: 821
diff changeset
20 m = 10;
32c360bb480e Add test and fix typo
Ylva Rydin <ylva.rydin@telia.com>
parents: 821
diff changeset
21 op = sbp.D2Standard(m,{0 3},2);
32c360bb480e Add test and fix typo
Ylva Rydin <ylva.rydin@telia.com>
parents: 821
diff changeset
22 h = op.h;
821
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
23
826
b94bb6ffa38b rename d2_2 to D1_standard_2
Ylva Rydin <ylva.rydin@telia.com>
parents: 825
diff changeset
24 [D1,e_l,e_r] = assemble_D1('D1_standard_2',h,m);
821
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
25
825
32c360bb480e Add test and fix typo
Ylva Rydin <ylva.rydin@telia.com>
parents: 821
diff changeset
26 verifyEqual(testCase,D1,op.D1,'AbsTol',1e-10)
32c360bb480e Add test and fix typo
Ylva Rydin <ylva.rydin@telia.com>
parents: 821
diff changeset
27 verifyEqual(testCase,e_l,op.e_l,'AbsTol',1e-10)
32c360bb480e Add test and fix typo
Ylva Rydin <ylva.rydin@telia.com>
parents: 821
diff changeset
28 verifyEqual(testCase,e_r,op.e_r,'AbsTol',1e-10)
32c360bb480e Add test and fix typo
Ylva Rydin <ylva.rydin@telia.com>
parents: 821
diff changeset
29 end
827
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
30
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
31
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
32 function TestAssembleD2(testCase)
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
33 m = 10;
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
34 op = sbp.D2Standard(m,{0 3},2);
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
35 h = op.h;
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
36
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
37 [D2,e_l,e_r,d1_l,d1_r] = assemble_D2('D2_standard_2',h,m);
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
38
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
39 verifyEqual(testCase,D2,op.D2,'AbsTol',1e-10)
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
40 verifyEqual(testCase,e_l,op.e_l,'AbsTol',1e-10)
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
41 verifyEqual(testCase,e_r,op.e_r,'AbsTol',1e-10)
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
42 verifyEqual(testCase,d1_l,op.d1_l,'AbsTol',1e-10)
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
43 verifyEqual(testCase,d1_r,op.d1_r,'AbsTol',1e-10)
d1e5143d67ed add testfor D2 and sign in assemble_op
Ylva Rydin <ylva.rydin@telia.com>
parents: 826
diff changeset
44 end