annotate operator_def/D1_standard_2 @ 826:b94bb6ffa38b feature/operator_files

rename d2_2 to D1_standard_2
author Ylva Rydin <ylva.rydin@telia.com>
date Mon, 10 Sep 2018 17:48:48 +0200
parents operator_def/d2_2@32c360bb480e
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
821
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
1 # D1 order 2
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
2
823
5c8b1a3bd0e6 rename boundart_stencil and and boundary_block to boundary_stencils
Ylva Rydin <ylva.rydin@telia.com>
parents: 821
diff changeset
3 boundary_stencils
825
32c360bb480e Add test and fix typo
Ylva Rydin <ylva.rydin@telia.com>
parents: 823
diff changeset
4 -1 1
821
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
5
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
6 inner_stencil
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
7 -1/2 0 1/2
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
8
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
9 e
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
10 1 0