annotate operator_def/assemble_D1.m @ 821:95c26000c0ba feature/operator_files

Add files for parsing operator data stencil file
author Ylva Rydin <ylva.rydin@telia.com>
date Mon, 10 Sep 2018 16:57:17 +0200
parents
children 4808c4bd844e
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
821
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
1 function [D1,e_l,e_r] = assemble_D1(stencil,h,m)
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
2 stencil_variables = read_stencil(stencil);
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
3
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
4 D1 = assemble_op(stencil_variables.inner_stencil,stencil_variables.boundary_block)/h;
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
5
95c26000c0ba Add files for parsing operator data stencil file
Ylva Rydin <ylva.rydin@telia.com>
parents:
diff changeset
6 end